CHAPTER 5 • NUMBER REPRESENTATION AND ARITHMETIC CIRCUITS



Figure 5.46 Multiplier carry-save array.

PROBLEMS

Answers to problems marked by an asterisk are given at the back of the book.

- ***5.1** Determine the decimal values of the following unsigned numbers:
 - (a) (0111011110)₂
 - (b) (1011100111)₂
 - (c) (3751)₈
 - (d) (A25F)₁₆
 - (e) $(F0F0)_{16}$
- *5.2 Determine the decimal values of the following 1's complement numbers:(a) 0111011110(b) 1011100111
 - (0) 1011100111
 - (c) 1111111110

*5.3 Determine the decimal values of the following 2's complement numbers: (a) 0111011110

- (b) 1011100111
- (c) 1111111110

*5.4 Convert the decimal numbers 73, 1906, -95, and -1630 into signed 12-bit numbers in the following representations:

- (a) Sign and magnitude
- (b) 1's complement
- (c) 2's complement

5.5 Perform the following operations involving eight-bit 2's complement numbers and indicate " whether arithmetic overflow occurs. Check your answers by converting to decimal sign- § and-magnitude representation.

$00110110 \\ + 01000101$	$01110101 \\ + 11011110$	11011111 + 10111000
00110110	01110101	11010011
- 00101011		<u>- 11101100</u>

- **5.6** Prove that the XOR operation is associative, which means that $x_i \oplus (y_i \oplus z_i) = (x_i \oplus y_i) \oplus z_i$.
- **5.7** Show that the circuit in Figure 5.5 implements the full-adder specified in Figure 5.4*a*.
- **5.8** Prove the validity of the simple rule for finding the 2's complement of a number, which is was presented in section 5.3. Recall that the rule states that scanning a number from right is to left, all 0s and the first 1 are copied; then all remaining bits are complemented.
- **5.9** Prove the validity of the expression Overflow $= c_n \oplus c_{n-1}$ for addition of *n*-bit signed n numbers.
- **5.10** In section 5.5.4 we stated that a carry-out signal, c_k , from bit position k 1 of an adder k circuit can be generated as $c_k = x_k \oplus y_k \oplus s_k$, where x_k and y_k are inputs and s_k is the sum in bit. Verify the correctness of this statement.
- *5.11 Consider the circuit in Figure P5.1. Can this circuit be used as one stage in a carry-ripple y adder? Discuss the pros and cons.
- ***5.12** Determine the number of gates needed to implement an *n*-bit carry-lookahead adder, assuming no fan-in constraints. Use AND, OR, and XOR gates with any number of inputs. t
- *5.13 Determine the number of gates needed to implement an eight-bit carry-lookahead adder is assuming that the maximum fan-in for the gates is four.
- **5.14** In Figure 5.18 we presented the structure of a hierarchical carry-lookahead adder. Show u the complete circuit for a four-bit version of this adder, built using 2 two-bit blocks.
- **5.15** What is the critical delay path in the multiplier in Figure 5.32? What is the delay along this t path in terms of the number of gates?
- 5.16 (a) Write a VHDL entity to describe the circuit block in Figure 5.32b. Use the CAD tools to synthesize a circuit from the code and verify its functional correctness.
 (b) Write a VHDL entity to describe the circuit block in Figure 5.32c. Use the CAD tools to synthesize a circuit from the code and verify its functional correctness.
 (c) Write a VHDL entity to describe the 4 × 4 multiplier shown in Figure 5.32a. Your to describe the subcircuits designed in parts (a) and (b). (Synthesize a circuit from the code and verify its functional correctness.
- *5.17 Consider the VHDL code in Figure P5.2. Given the relationship between the signals IN and a OUT, what is the functionality of the circuit described by the code? Comment on whether t or not this code represents a good style to use for the functionality that it represents.



Figure P5.1 Circuit for problem 5.11.

- **5.18** Design a circuit that generates the 9's complement of a BCD digit. Note that the 9's complement of d is 9 d.
- 5.19 Derive a scheme for performing subtraction using BCD operands. Show a block diagram for the subtractor circuit.
 Hint: Subtraction can be performed easily if the operands are in the 10's complement (radix complement) representation. In this representation the sign digit is 0 for a positive number and 9 for a negative number.
- **5.20** Write complete VHDL code for the circuit that you derived in problem 5.19.
- ***5.21** Suppose that we want to determine how many of the bits in a three-bit unsigned number are equal to 1. Design the simplest circuit that can accomplish this task.
- **5.22** Repeat problem 5.21 for a six-bit unsigned number.
- 5.23 Repeat problem 5.21 for an eight-bit unsigned number.
- **5.24** Show a graphical interpretation of three-digit decimal numbers, similar to Figure 5.12. The left-most digit is 0 for positive numbers and 9 for negative numbers. Verify the validity of your answer by trying a few examples of addition and subtraction.
- **5.25** In a ternary number system there are three digits: 0, 1, and 2. Figure P5.3 defines a ternary half-adder. Design a circuit that implements this half-adder using binary-encoded signals, such that two bits are used for each ternary digit. Let $A = a_1a_0$, $B = b_1b_0$, and $Sum = s_1s_0$; note that *Carry* is just a binary signal. Use the following encoding: $00 = (0)_3$, $01 = (1)_3$, and $10 = (2)_3$. Minimize the cost of the circuit.

LIBRARY ieee ; USE ieee.std_logic_1164.all ;

ENTITY problem IS

```
PORT (Input : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
Output : OUT STD_LOGIC_VECTOR(3 DOWNTO 0));
END problem ;
```

ARCHITECTURE LogicFunc OF problem IS BEGIN

WITH Input SELECT

Output <= "0001" WHEN "0101", "0010" WHEN "0110", "0011" WHEN "0111", "0010" WHEN "1001", "0100" WHEN "1010", "0110" WHEN "1011", "0011" WHEN "1101", "1001" WHEN "1110", "1001" WHEN "1111", "0000" WHEN OTHERS ;

END LogicFunc ;

Figure P5.2	The code for problem 5.17.
-------------	----------------------------

A B	Carry	Sum
00	0	0
01	0	1
02	0	2
10	0	1
11	0	2
12	1	0
20	0	2
21	1	0
22	1	1

